Raspberry Pi /RP2040 /PIO0 /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SM_ENABLE 0SM_RESTART 0CLKDIV_RESTART

Description

PIO control register

Fields

SM_ENABLE

Enable state machine

SM_RESTART

Clear internal SM state which is otherwise difficult to access (e.g. shift counters). Self-clearing.

CLKDIV_RESTART

Force clock dividers to restart their count and clear fractional accumulators. Restart multiple dividers to synchronise them.

Links

() ()